## QUAD SPDT WIDE BANDWIDTH VIDEO SWITCH WITH LOW ON-STATE RESISTANCE

Check for Samples: TS5V330C

## FEATURES

- Low Differential Gain and Phase
(Typical $\mathrm{D}_{\mathrm{G}}=0.24 \%$, Typical $\mathrm{D}_{\mathrm{P}}=0.039^{\circ}$ )
- Wide Bandwidth (Typical BW > 288 MHz)
- Low Cross-Talk (Typical $\mathrm{X}_{\text {TALK }}=-87 \mathrm{~dB}$ )
- Low Power Consumption
(Maximum $I_{C C}=3 \mu A$ )
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance (Typical $\mathrm{r}_{\mathrm{ON}}=3 \Omega$ )
- $\mathrm{V}_{\mathrm{cc}}$ Operating Range From 4.5 V to 5.5 V
- $I_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Control Inputs Can be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Suitable for Both RGB and Composite Video Switching


RGY PACKAGE (TOP VIEW)


## DESCRIPTION/ORDERING INFORMATION

The TS5V330C is a 4-bit 1-of-2 multiplexer/demultiplexer video switch with a single switch-enable ( $\overline{\mathrm{EN}}$ ) input. The select (IN) input controls the data path of the multiplexer/demultiplexer. When EN is low, the switch is enabled and the D port is connected to the S port. When EN is high, the switch is disabled and a high impedance state exists between the D and S ports.
Low differential gain and phase makes this switch ideal for video applications. The device has a wide bandwidth and low cross talk which makes it suitable for high frequency video applications. The device can be used for RGB and composite video switching applications.

This device is fully specified for partial-power-down applications using $I_{\text {off. }}$ The $I_{\text {off }}$ feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{EN}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

| TA | PACKAGE ${ }^{(1)}{ }^{(2)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QFN - RGY | Tape and reel | TS5V330CRGYR | TE330C |
|  | SOIC - D | Tube | TS5V330CD | TS5V330C |
|  |  | Tape and reel | TS5V330CDR |  |
|  | SSOP - DB | Tape and reel | TS5V330CDBR | TE330C |
|  | SSOP (QSOP) - DBQ | Tape and reel | TS5V330CDBQR | TE330C |
|  | TSSOP - PW | Tube | TS5V330CPW | TE330C |
|  |  | Tape and reel | TS5V330CPWR |  |

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Table 1. FUNCTION TABLE

| INPUTS |  | INPUT/OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\mathbf{E N}$ | $\mathbf{I N}$ | $\mathbf{A}$ |  |
| L | L | S1 | D port = S1 port |
| L | H | S2 | D port $=$ S2 port |
| H | X | Z | Disconnect |

Table 2. PIN DESCRIPTIONS

| PIN NAME | DESCRIPTION |
| :---: | :--- |
| S1, S2 | Analog video I/Os |
| D | Analog video I/Os |
| IN | Select input |
| $\overline{\text { EN }}$ | Switch-enable input |

PARAMETER DEFINITIONS

| PARAMETER | DESCRIPTION |
| :---: | :---: |
| $\mathrm{r}_{\mathrm{ON}}$ | Resistance between the D and S ports with the switch in the ON-state |
| l Oz | Output leakage current measured at the D and S ports with the switch in the OFF-state |
| los | Short circuit current measured at the I/O pins. |
| $\mathrm{V}_{\text {IN }}$ | Voltage at the IN pin |
| $\mathrm{V}_{\mathrm{EN}}$ | Voltage at the EN pin |
| $\mathrm{C}_{\text {IN }}$ | Capacitance at the control inputs ( $\overline{\mathrm{EN}}, \mathrm{IN}$ ) |
| $\mathrm{C}_{\text {OFF }}$ | Capacitance at the analog I/O port when the switch is OFF |
| $\mathrm{CoN}^{\text {O}}$ | Capacitance at the analog I/O port when the switch is ON |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum input voltage for logic high for the control inputs ( $\overline{\mathrm{EN}}, \mathrm{IN}$ ) |
| $\mathrm{V}_{\text {IL }}$ | Minimum input voltage for logic low for the control inputs ( $\overline{\mathrm{EN}}, \mathrm{IN}$ ) |
| $\mathrm{V}_{\mathrm{H}}$ | Hysteresis voltage at the control inputs ( $\overline{\mathrm{EN}}, \mathrm{IN}$ ) |
| $\mathrm{V}_{\text {IK }}$ | I/O and control inputs diode clamp voltage ( $\overline{\mathrm{EN}}, \mathrm{IN}$ ) |
| $V_{1}$ | Voltage applied to the D or S pins when D or S is the switch input. |
| $\mathrm{V}_{0}$ | Voltage applied to the D or S pins when D or S is the switch output. |
| $\mathrm{I}_{\mathrm{H}}$ | Input high leakage current of the control inputs ( $\overline{E N}, \mathrm{IN}$ ) |
| IIL | Input low leakage current of the control inputs ( $\overline{\mathrm{EN}}, \mathrm{IN}$ ) |
| 1 | Current into the D or S pins when D or S is the switch input. |
| 10 | Current into the D or S pins when D or S is the switch output. |
| $\mathrm{l}_{\text {off }}$ | Output leakage current measured at the D and S ports with $\mathrm{V}_{\mathrm{CC}}=0$ |
| ton | Propagation delay measured between $50 \%$ of the digital input to $90 \%$ of the analog output when switch is turned ON. |
| toff | Propagation delay measured between $50 \%$ of the digital input to $90 \%$ of the analog output when switch is turned OFF. |
| BW | Frequency response of the switch in the ON-state measured at -3 dB |
| $\mathrm{X}_{\text {TALK }}$ | Unwanted signal coupled from channel to channel. Measured in -dB . $\mathrm{X}_{\text {TALK }}=20$ LOG $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$. This is a non-adjacent crosstalk. |
| OIRR | Off-isolation is the resistance (measured in -dB ) between the input and output with the switch OFF. |
| $\mathrm{D}_{\mathrm{G}}$ | Magnitude variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard the frequency of the video signal is 3.58 MHz and DC offset is from 0 to 0.714 V . |
| $\mathrm{D}_{\mathrm{P}}$ | Phase variation between analog input and output pins when the switch is ON and the DC offset of composite video signal varies at the analog input pin. In NTSC standard the frequency of the video signal is 3.58 MHz and DC offset is from 0 to 0.714 V . |
| $\mathrm{I}_{\mathrm{CC}}$ | Static power supply current |
| $I_{C C D}$ | Variation of $\mathrm{I}_{\text {CC }}$ for a change in frequency in the control inputs ( $\overline{\mathrm{EN}}, \mathrm{IN}$ ) |
| $\Delta \mathrm{I}_{\mathrm{CC}}$ | This is the increase in supply current for each control input that is at the specified voltage level, rather than $\mathrm{V}_{C C}$ or GND. |

## LOGIC DIAGRAM (POSITIVE LOGIC)



## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage range |  | -0.5 | 7 | V |
| $\mathrm{V}_{\text {IN }}$ | Control input voltage range ${ }^{(2))^{(3)}}$ |  | -0.5 | 7 | V |
| $\mathrm{V}_{1 / \mathrm{O}}$ | Output voltage range ${ }^{(2))^{(3)(4)}}$ |  | -0.5 | 7 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | Control input clamp current | $\mathrm{V}_{\text {IN }}<0$ |  | -50 | mA |
| I/OK | I/O port clamp current | $\mathrm{V}_{1 / \mathrm{O}}<0$ |  | -50 | mA |
| $\mathrm{I}_{1 / \mathrm{O}}$ | ON-state switch current ${ }^{(5)}$ |  |  | $\pm 128$ | mA |
|  | Continuous current through $\mathrm{V}_{\text {CCo }}$ or GND |  |  | $\pm 100$ | mA |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to ground unless otherwise specified.
(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(4) $V_{I}$ and $V_{O}$ are used to denote specific conditions for $V_{I / O}$.
(5) $I_{I}$ and $I_{O}$ are used to denote specific conditions for $I_{/ / O}$.

Instruments

## PACKAGE THERMAL IMPEDANCE

over operating free-air temperature range (unless otherwise noted)

|  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | D package ${ }^{(1)}$ | 73 |  |
|  |  | DB package ${ }^{(1)}$ | 82 |  |
| $\theta_{\mathrm{JA}}$ | Package thermal impedance | DBQ package ${ }^{(1)}$ | 90 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | PW package ${ }^{(1)}$ | 108 |  |
|  |  | RGY package ${ }^{(2)}$ | 39 |  |

(1) The package thermal impedance is calculated in accordance with JESD 51-7.
(2) The package thermal impedance is calculated in accordance with JESD 51-5.

RECOMMENDED OPERATING CONDITIONS ${ }^{(1)}$

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Uupply voltage | 4 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level control input voltage $(\overline{\mathrm{EN}}, \mathrm{IN})$ | V |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level control input voltage $(\overline{\mathrm{EN}}, \mathrm{IN})$ | 2 | 5.5 |
| $\mathrm{~V}_{\mathrm{ANALOG}}$ | Analog input/output voltage | 0 | 0.8 |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 0 | V |

(1) All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## ELECTRICAL CHARACTERISTICS ${ }^{(1)}$

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP ${ }^{(2)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ | $\overline{\mathrm{EN}}, \mathrm{IN}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{N}}=-18 \mathrm{~mA}$ |  |  |  | -1.8 | V |
| $\mathrm{V}_{\mathrm{H}}$ | $\overline{\mathrm{EN}}$, IN |  |  |  |  |  | 400 | mV |
| $\mathrm{I}_{\mathrm{H}}$ | $\overline{\mathrm{EN}}, \mathrm{IN}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\text {EN }}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ILL | EN, IN | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {EN }}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{loz}^{(3)}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } 5.5 \\ & \mathrm{~V}_{1}=0, \end{aligned}$ | Switch OFF |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| los |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } 5.5 \\ & \mathrm{~V}_{\mathrm{I}}=0, \end{aligned}$ | Switch ON |  |  | $\pm 110$ | mA |
| $\mathrm{I}_{\text {off }}$ |  | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 | $\mathrm{V}_{1}=0$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | $\mathrm{I}_{1 / \mathrm{O}}=0$, | Switch ON or OFF |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ | EN, IN | $\mathrm{V}_{C C}=5.5 \mathrm{~V}$, | One input at | Other inputs at $\mathrm{V}_{\text {CC }}$ or GND |  |  | 2.5 | mA |
| $\mathrm{I}_{\text {CCD }}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{EN}}=\mathrm{GND}, \end{aligned}$ | D and S port | $\mathrm{V}_{\text {IN }}$ switching $50 \%$ duty cycle |  |  | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {in }}$ | EN, IN | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {EN }}=0$ | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 3.5 |  | pF |
| Coff | D port | $\mathrm{V}_{I / O}=3 \mathrm{~V}$ or 0 , | Switch OFF, | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 8.5 |  | pF |
|  | S port |  | Switch ON, |  |  | 5.5 |  |  |
| $\mathrm{Con}^{\text {O }}$ |  | $\mathrm{V}_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz}$, out | Switch ON |  | 16.5 |  | pF |
| ron ${ }^{(4)}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{1}=1 \mathrm{~V}$, | $\mathrm{l}_{\mathrm{O}}=13 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 3 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{1}=2 \mathrm{~V}$, | $\mathrm{I}_{\mathrm{O}}=26 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=75 \Omega$ |  | 3 | 10 |  |

(1) $\mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{O}}, \mathrm{I}_{\mathrm{l}}$, and $\mathrm{I}_{0}$ refer to the $\mathrm{I} / \mathrm{O}$ pins.
(2) All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(3) For I/O ports, the parameter I IOz includes the input leakage current.
(4) Measured by the voltage drop between the D and S terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (S or D) terminals.

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{R}_{\mathrm{L}}=75 \Omega, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ (unless otherwise noted) (see Figure 5)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ton | S | D | 1.5 |  | 6.0 | ns |
| toff | S | D | 1.5 |  | 5.9 | ns |

## DYNAMIC CHARACTERISTICS

over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN TYP $^{(1)}$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{\mathrm{G}}$ | $R_{L}=150 \Omega, f=3.58 \mathrm{MHz}$, see Figure 6 | 0.24 |  | \% |
| $\mathrm{D}_{\mathrm{P}}$ | $\mathrm{R}_{\mathrm{L}}=150 \Omega, \mathrm{f}=3.58 \mathrm{MHz}$, see Figure 6 | 0.039 |  | 。 |
| BW | $R_{L}=150 \Omega$, see Figure 7 | 250 |  | MHz |
| $\mathrm{X}_{\text {TALK }}$ | $\mathrm{R}_{\text {IN }}=10 \Omega, \mathrm{R}_{\mathrm{L}}=150 \Omega, f=10 \mathrm{MHz}$, see Figure 7 | -87 |  | dB |
| OIRR | $R_{L}=150 \Omega, f=10 \mathrm{MHz}$, see Figure 7 | -54 |  | dB |

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 1. Frequency Response


Figure 3. OFF-Isolation vs Frequency


Figure 2. Differential Gain/Phase vs $\mathrm{V}_{\text {BIAS }}$


Figure 4. Crosstalk vs Frequency

PARAMETER MEASUREMENT INFORMATION


| TEST | $\mathrm{V}_{\mathrm{C}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{V}_{\mathbf{S} 1}$ | $\mathrm{~V}_{\mathbf{S} 2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tON | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | $75 \Omega$ | 20 pF | GND | 3 V |
|  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | $75 \Omega$ | 20 pF | 3 V | GND |
| tOFF | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | $75 \Omega$ | 20 pF | GND | 3 V |
|  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | $75 \Omega$ | 20 pF | 3 V | GND |


A. $\quad C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time with one transition per measurement.

Figure 5. Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION (continued)



For additional information, refer to the TI application report, Measuring Differential Gain and Phase, literature number SLOA040.

Figure 6. Test Circuit for Differential Gain/Phase Measurement
The differential gain and phase is measured at the output of the ON channel. For example, when $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{EN}}=$ 0 , and $D_{A}$ is the input, the output is measured at $S_{1 A}$.

## HP8753ES Setup

Average $=20$
RBW $=300 \mathrm{~Hz}$
Smoothing $=2 \%$
$\mathrm{V}_{\text {BIAS }}=0$ to 1 V
ST $=1.381 \mathrm{~s}$.
P1 = -7 dBM
CW frequency $=3.58 \mathrm{MHz}$

## PARAMETER MEASUREMENT INFORMATION (continued)



Figure 7. Test Circuit for Frequency Response, Crosstalk, and OFF-Isolation
The frequency response is measured at the output of the ON channel. For example, when $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{EN}}=0$, and $D_{A}$ is the input, the output is measured at $S_{1 A}$. All unused analog I/O ports are held at $V_{C C}$ or GND.
The crosstalk is measured at the output of the non-adjacent ON channel. For example, when $\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{EN}}=0$, and $D_{A}$ is the input, the output is measured at $S_{1 B}$. All unused analog I/O ports are held at $V_{C C}$ or GND.
The off-isolation is measured at the output of the OFF channel. For example, when $V_{I N}=0, V_{E N}=V_{C C}$, and $D_{A}$ is the input, the output is measured at $\mathrm{S}_{1 \mathrm{~A}}$. All unused analog I/O ports are held at $\mathrm{V}_{\mathrm{CC}}$ or GND.

## HP8753ES Setup

Average $=4$
RBW $=3 \mathrm{kHz}$
Smoothing $=0 \%$
$\mathrm{V}_{\text {BIAS }}=0.35 \mathrm{~V}$
ST $=2 \mathrm{~s}$
P1 $=0 \mathrm{dBM}$

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS5V330CD | PREVIEW | SOIC | D | 16 | 40 | TBD | Call TI | Call TI |  |
| TS5V330CDBQR | ACtive | SSOP | DBQ | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |  |
| TS5V330CDBR | PREVIEW | SSOP | DB | 16 | 2000 | TBD | Call TI | Call TI |  |
| TS5V330CDR | ACtive | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| TS5V330CPW | PREVIEW | TSSOP | PW | 16 | 90 | TBD | Call TI | Call TI |  |
| TS5V330CPWR | ACtive | TSSOP | PW | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| TS5V330CRGYR | PREVIEW | VQFN | RGY | 16 | 3000 | TBD | Call TI | Call TI |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan-The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

REEL DIMENSIONS


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overal width of the carrier tape |
| P1 | Pitch between successive cavity centers |



TAPE AND REEL INFORMATION
*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS5V330CDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TS5V330CPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS5V330CDR | SOIC | D | 16 | 2500 | 333.2 | 345.9 | 28.6 |
| TS5V330CPWR | TSSOP | PW | 16 | 2000 | 367.0 | 367.0 | 35.0 |

D (R-PDSO-G16)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
D Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AC.

PW (R-PDSO-G16)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


DBQ (R-PDSO-G16)
PLASTIC SMALL-OUTLINE PACKAGE


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$ per side.
D. Falls within JEDEC MO-137 variation AB.


28 PINS SHOWN


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

